AMENDMENT(S) TO THE CLAIMS

- 1. (Canceled)
- 2. (Canceled)
- 3. (Canceled)
- 4. (Canceled)
- 5. (Canceled)
- 6. (Canceled)
- 7. (Canceled)
- 8. (Canceled)
- 9. (Canceled)
- 10. (Canceled)
- 11. (Canceled)
- 12. (Canceled)
- 13. (Canceled)
- 14. (Canceled)

PATENT Reply under 37 CFR 1.116 EXPEDITED PROCEDURE

	Group 2819
15. (Canceled)	
16. (Canceled)	
17. (Canceled)	
18. (Canceled)	
19. (Canceled)	
20. (Canceled)	
21. (Canceled)	
22. (Canceled)	
23. (Canceled)	
24. (Previously Presented) A supply item comprising a circuit including a	tri-state input
port, said supply item associated with an imaging apparatus, and said supply item \boldsymbol{h}	aving at least
three modes of operation, wherein a particular mode of operation of said at least the	ree modes of
operation is selected based on a signal level of a tri-state input signal supplied to	said tri-state
input port.	

25. (Previously Presented) A supply item comprising a circuit including a tri-state input port, and said supply item having at least three modes of operation, wherein a particular mode of operation of said at least three modes of operation is selected based on a signal level of a tri-state input signal supplied to said tri-state input port,

wherein said circuit further includes:

5

PATENT Reply under 37 CFR 1.116 EXPEDITED PROCEDURE Group 2819

a clock input port for receiving a clocking signal;

a first output port;

a second output port coupled to said tri-state input port;

a D-flip-flop having a D input, a clock input CLK, and a Q output, said D input being tied
high, said clock input CLK being coupled to said tri-state input port, and said Q output being coupled to said first output port; and

a buffer having a buffer input and a buffer output, said buffer input being coupled to said clock input port, and said buffer output being coupled to said clock input CLK of said D-flip-flop.

26. (Original) The supply item of claim 25, further comprising a decoding circuit coupled to said first output port and said second output port, said decoding circuit providing three discrete outputs corresponding, respectively, to a floating level, a logic high level and a logic low level present at said tri-state input port.

27. (Original) The supply item of claim 26, wherein each of said three discrete outputs is respectively coupled to one of at least three selectable mode devices.

 (Original) The supply item of claim 24, wherein said supply item is a printhead cartridge.

 (Original) The supply item of claim 24, wherein said circuit is formed on a printhead attached to said supply item.

30. (Previously Presented) An imaging apparatus, comprising:

a controller; and

a supply item for use in said imaging apparatus including a circuit having a tri-state input port coupled to said controller, said supply item having at least three modes of operation, wherein a particular mode of operation of said at least three modes of operation is selected based on a signal level of a tri-state input signal supplied to said tri-state input port by said controller.

5

PATENT Reply under 37 CFR 1.116 EXPEDITED PROCEDURE Group 2819

31. (Previously Presented) An imaging apparatus, comprising:

a controller; and

5

10

15

a supply item including a circuit having a tri-state input port coupled to said controller, said supply item having at least three modes of operation, wherein a particular mode of operation of said at least three modes of operation is selected based on a signal level of a tri-state input signal supplied to said tri-state input port by said controller.

wherein said circuit further includes:

a clock input port for receiving a clocking signal;

a first output port;

a second output port coupled to said tri-state input port;

a D-flip-flop having a D input, a clock input CLK, and a Q output, said D input being tied high, said clock input CLK being coupled to said tri-state input port, and said Q output being coupled to said first output port; and

a buffer having a buffer input and a buffer output, said buffer input being coupled to said clock input port, and said buffer output being coupled to said clock input CLK of said D-flip-flop.

- 32. (Original) The imaging apparatus of claim 31, further comprising a decoding circuit coupled to said first output port and said second output port, said decoding circuit providing three discrete outputs corresponding, respectively, to a floating level, a logic high level and a logic low level present at said tri-state input port.
- 33. (Original) The imaging apparatus of claim 32, wherein each of said three discrete outputs is respectively coupled to one of at least three selectable mode devices.
- 34. (Original) The imaging apparatus of claim 30, wherein said supply item is a printhead cartridge.

PATENT Reply under 37 CFR 1.116 EXPEDITED PROCEDURE Group 2819

35. (Original) The imaging apparatus of claim 30, wherein said circuit is formed on a printhead attached to said supply item.